Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.

Y. Lin, S. Dhar, W. Li, H. Ren, B. Khailany, and D. Pan. DAC, page 117. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

M.Sc. Yunxuan Li University of Stuttgart

Yu Li University of Stuttgart

Zheng Li University of Stuttgart

Jie Li University of Stuttgart

Li Zhong University of Stuttgart

Other publications of authors with the same name

UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine.W. Li, Y. Lin, M. Li, S. Dhar, and D. Pan. ACM Trans. Design Autom. Electr. Syst., 23 (4): 42:1-42:23 (2018)Placement mitigation techniques for power grid electromigration.W. Ye, Y. Lin, X. Xu, W. Li, Y. Fu, Y. Sun, C. Zhan, and D. Pan. ISLPED, page 1-6. IEEE, (2017)elfPlace: Electrostatics-Based Placement for Large-Scale Heterogeneous FPGAs.Y. Meng, W. Li, Y. Lin, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (1): 155-168 (2022)Live demonstration: An optimization software and a design case of a novel dual band wireless power and data transmission system.W. Xu, X. Li, W. Li, H. Yuan, and G. Wang. ISCAS, page 436. IEEE, (2014)DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.Y. Lin, S. Dhar, W. Li, H. Ren, B. Khailany, and D. Pan. DAC, page 117. ACM, (2019)A New Paradigm for FPGA Placement Without Explicit Packing.W. Li, and D. Pan. IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (11): 2113-2126 (2019)UTPlaceF: a routability-driven FPGA placer with physical and congestion aware packing.W. Li, S. Dhar, and D. Pan. ICCAD, page 66. ACM, (2016)Simultaneous Placement and Clock Tree Construction for Modern FPGAs.W. Li, M. Dehkordi, S. Yang, and D. Pan. FPGA, page 132-141. ACM, (2019)A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion.M. Li, B. Yu, Y. Lin, X. Xu, W. Li, and D. Pan. IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (9): 1585-1598 (2019)

PUMA

Disambiguation of "Li, Wuxi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.

Please choose a person to relate this publication to

M.Sc. Yunxuan Li University of Stuttgart

Yu Li University of Stuttgart

Zheng Li University of Stuttgart

Jie Li University of Stuttgart

Li Zhong University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Li, Wuxi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.

Please choose a person to relate this publication to

M.Sc. Yunxuan Li University of Stuttgart

Yu Li University of Stuttgart

Zheng Li University of Stuttgart

Jie Li University of Stuttgart

Li Zhong University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.