PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chujo, Norio"

Author of the publication

copydeleteadd this publication to your clipboard
A 25Gb/s laser diode driver with mutually coupled peaking inductors for optical interconnects.

, , , and . CICC, page 1-4. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Chujo, Norio
add a person with the name Chujo, Norio
 

Other publications of authors with the same name

A 25-to-28 Gb/s High-Sensitivity ( $-$9.7 dBm) 65 nm CMOS Optical Receiver for Board-to-Board Interconnects., , , , , and . J. Solid-State Circuits, 49 (10): 2259-2276 (2014)A 25 Gbps inductorless receiver front-end in 65-nm CMOS for serial links., , , and . ISCAS, page 189-192. IEEE, (2010)25 Gb/s 150-m Multi-Mode Fiber Transmission Using a CMOS-Driven 1.3-µm Lens-Integrated Surface-Emitting Laser., , , , , , , , , and 4 other author(s). IEICE Transactions, 96-C (4): 615-617 (2013)A 4× 25-to-28Gb/s 4.9mW/Gb/s -9.7dBm high-sensitivity optical receiver based on 65nm CMOS for board-to-board interconnects., , , , , and . ISSCC, page 118-119. IEEE, (2013)25-Gbps×4 optical transmitter with adjustable asymmetric pre-emphasis in 65-nm CMOS., , , , , and . ISCAS, page 2692-2695. IEEE, (2014)A 25-Gb/s 2.2-W optical transceiver using an analog FE tolerant to power supply noise and redundant data format conversion in 65-nm CMOS., , , , , , , , , and 1 other author(s). VLSIC, page 106-107. IEEE, (2012)25-Gbps 3-mW/Gbps/ch VCSEL Driver Circuit in 65-nm CMOS for Multichannel Optical Transmitter., , , , and . IEICE Transactions, 101-A (2): 402-409 (2018)Multi-Chips High-Speed and High-Voltage Amplifier., , and . APCCAS, page 201-204. IEEE, (2021)17 Gb/s VCSEL driver using double-pulse asymmetric emphasis technique in 90-nm CMOS for optical interconnection., , , , , , and . ISCAS, page 1847-1850. IEEE, (2010)A 25-Gb/s 2.2-W 65-nm CMOS Optical Transceiver Using a Power-Supply-Variation-Tolerant Analog Front End and Data-Format Conversion., , , , , , , , and . J. Solid-State Circuits, 49 (2): 471-485 (2014)