PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ren, Fengbo"

Author of the publication

copydeleteadd this publication to your clipboard
A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks.

, , , , and . CoRR, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Weibo Ren University of Stuttgart

Anja Rentz University of Stuttgart

Dr. -Ing. Jörg Renner University of Stuttgart

Sylvia Rendsburg University of Stuttgart

Ulrich Rentschler University of Stuttgart

 

Other publications of authors with the same name

A Configurable 12-237 kS/s 12.8 mW Sparse-Approximation Engine for Mobile Data Aggregation of Compressively Sampled Physiological Signals., and . J. Solid-State Circuits, 51 (1): 68-78 (2016)Reference Calibration of Body-Voltage Sensing Circuit for High-Speed STT-RAMs., , , and . IEEE Trans. on Circuits and Systems, 60-I (11): 2932-2939 (2013)18.5 A configurable 12-to-237KS/s 12.8mW sparse-approximation engine for mobile ExG data aggregation., and . ISSCC, page 1-3. IEEE, (2015)Proper Running Posture Guide: A Wearable Biomechanics Capture System., , , , , and . BODYNETS, page 83-89. ICST, (2013)mCOPD: mobile phone based lung function diagnosis and exercise system for COPD., , , , , , and . PETRA, page 45:1-45:8. ACM, (2013)A Compressive-sensing based Testing Vehicle for 3D TSV Pre-bond and Post-bond Testing Data., , , and . ISPD, page 19-25. ACM, (2016)A 34-FPS 698-GOP/s/W Binarized Deep Neural Network-Based Natural Scene Text Interpretation Accelerator for Mobile Edge Computing., , , , , , , and . IEEE Trans. Industrial Electronics, 66 (9): 7407-7416 (2019)A GPU-Outperforming FPGA Accelerator Architecture for Binary Convolutional Neural Networks., , , , and . JETC, 14 (2): 18:1-18:16 (2018)A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks., , , , and . CoRR, (2017)An 8-Bit Compressive Sensing ADC With 4-GS/s Equivalent Speed Utilizing Self-Timed Pipeline SAR-Binary-Search., , , , and . IEEE Trans. on Circuits and Systems, 63-II (10): 934-938 (2016)