Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Accelerating phase unwrapping and affine transformations for optical quadrature microscopy using CUDA.

P. Mistry, S. Braganza, D. Kaeli, and M. Leeser. GPGPU, volume 383 of ACM International Conference Proceeding Series, page 28-37. ACM, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Miriam Wagner University of Stuttgart

Univ. -Prof. Dr. Miriam Schulte University of Stuttgart

Miriam Wagner

Miriam Specht University of Stuttgart

Miriam Staib University of Stuttgart

Other publications of authors with the same name

Precision Modeling of Floating-Point Applications for Variable Bitwidth Computing.Z. Zhao, and M. Leeser. Engineering of Reconfigurable Systems and Algorithms, page 208-214. CSREA Press, (2003)Dynamo: A Runtime Partitioning System.L. King, M. Leeser, and H. Quinn. ERSA, page 145-154. CSREA Press, (2004)Enabling a Real-Time Solution for Neuron Detection with Reconfigurable Hardware.B. Cordes, J. Dy, M. Leeser, and J. Goebel. IEEE International Workshop on Rapid System Prototyping, page 128-134. IEEE Computer Society, (2005)Rothko: A Three-Dimensional FPGA.M. Leeser, W. Meleis, M. Vai, S. Chiricescu, W. Xu, and P. Zavracky. IEEE Design & Test of Computers, 15 (1): 16-23 (1998)Enabling a RealTime Solution for Neuron Detection with Reconfigurable Hardware (abstract only).B. Cordes, J. Dy, M. Leeser, and J. Goebel. FPGA, page 264. ACM, (2005)Incremental clustering applied to radar deinterleaving: a parameterized FPGA implementation.S. Bailie, and M. Leeser. FPGA, page 25-28. ACM, (2012)Digital Pre-distortion Implemented Using FPGA.D. Byrne, R. Farrell, S. Madhuwantha, M. Leeser, and J. Dooley. FPL, page 453-454. IEEE Computer Society, (2018)Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA.J. Noseworthy, and M. Leeser. IEEE Trans. VLSI Syst., 16 (8): 1083-1090 (2008)Dynamo: a runtime partitioning system for FPGA-based HW/SW image processing systems.H. Quinn, M. Leeser, and L. King. J. Real-Time Image Processing, 2 (4): 179-190 (2007)A Methodology for Efficient Hardware Verification.M. Aagaard, and M. Leeser. Formal Methods in System Design, 5 (1/2): 95-117 (1994)