Author of the publication

Supporting Efficient Memory Conflicts Reduction Using the DMA Cache Technique in Vector DSPs.

, , , , and . NAS, page 302-308. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient bit-rate estimation technique for CABAC., and . APCCAS, page 514-517. IEEE, (2008)An Efficient Parallel Algorithm for H.264/AVC Encoder., and . PDCAT, page 66-69. IEEE Computer Society, (2008)Lidar application in selection and design of power line route., , , , , , , , , and . IGARSS, page 3109-3111. IEEE, (2007)Achieving Memory Access Equalization Via Round-Trip Routing Latency Prediction in 3D Many-Core NoCs., , , , , , , , , and 3 other author(s). ISVLSI, page 398-403. IEEE Computer Society, (2015)Handling shared variable synchronization in multi-core Network-on-Chips with distributed memory., , , and . SoCC, page 467-472. IEEE, (2010)FT-Matrix: A Coordination-Aware Architecture for Signal Processing., , , , , , , , and . IEEE Micro, 34 (6): 64-73 (2014)Nonoscillatory solutions of second order nonlinear difference equations., and . Applied Mathematics and Computation, 205 (1): 478-481 (2008)Simulation study of N-hit SET variation in differential cascade voltage switch logical circuits., , , , , , , and . SCIENCE CHINA Information Sciences, 58 (2): 1-9 (2015)A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition., , , and . IEEE Trans. VLSI Syst., 26 (10): 1953-1966 (2018)Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications., , , , , , and . J. Electrical and Computer Engineering, (2015)