Author of the publication

Hardware-based adaptive general parameter extension in W-CDMA power control.

, , and . VTC Fall, page 2023-2027. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A fully pipelined memoryless 17.8 Gbps AES-128 encryptor., , and . FPGA, page 207-215. ACM, (2003)Special Arithmetic Operations on FPGAs.. FPGA, page 253. ACM, (1999)A VHDL Generator for Elliptic Curve Cryptography., , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 1098-1100. Springer, (2004)An FPGA-based implementation and simulation of the AAL type 2 receiver., , and . Journal of Communications and Networks, 1 (1): 63-67 (1999)FPGA-Based Implementation of a 59-Neuron Feedforward Neural Network with a 17.1 Gbps Interlayer Throughput., , and . IC-AI, page 181-187. CSREA Press, (2004)Hardware-based adaptive general parameter extension in W-CDMA power control., , and . VTC Fall, page 2023-2027. IEEE, (2001)A Compact MD5 and SHA-1 Co-Implementation Utilizing Algorithm Similarities., , and . ERSA, page 48-54. CSREA Press, (2005)Hardware Implementation Analysis of the MD5 Hash Algorithm., , and . HICSS, IEEE Computer Society, (2005)Dijkstra's Shortest Path Routing Algorithm in Reconfigurable Hardware., and . FPL, volume 2147 of Lecture Notes in Computer Science, page 653-657. Springer, (2001)8 Gigabits per Second Implementation of the IDEA Cryptographic Algorithm., , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 760-769. Springer, (2002)