Author of the publication

Supervised neuronal approaches for EEG signal classification: Experimental studies.

, , , , , and . Artificial Intelligence and Soft Computing, page 114-119. IASTED/ACTA Press, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Implementation of a novel LVQ neural network architecture on FPGA., , , and . IJAISC, 2 (3): 163-173 (2010)A scalable and adaptable hardware NoC-based self organizing map., , , , and . Microprocessors and Microsystems - Embedded Hardware Design, (2018)Hedi: Multi-width fixed-point coding based on reprogrammable hardware implementation of a multi-layer perceptron neural network for alertness classification., , , and . ISDA, page 610-614. IEEE, (2010)A Scalable Flexible SOM NoC-Based Hardware Architecture., , , , and . WSOM, volume 428 of Advances in Intelligent Systems and Computing, page 165-175. Springer, (2016)Implementation of an LVQ neural network with a variable size: algorithmic specification, architectural exploration and optimized implementation on FPGA devices., , , , and . Neural Computing and Applications, 19 (2): 283-297 (2010)A hardware configurable self-organizing map for real-time color quantization., , , , and . ICECS, page 336-339. IEEE, (2016)A Survey and Taxonomy of FPGA-based Deep Learning Accelerators., , , , and . Journal of Systems Architecture - Embedded Systems Design, (2019)Correction to: Innovative deep learning models for EEG-based vigilance detection., , , , and . Neural Comput. Appl., 34 (1): 819 (2022)A Novel Hardware Systolic Architecture of a Self-Organizing Map Neural Network., , and . Comp. Int. and Neurosc., (2019)A Systolic Hardware Architecture of Self-Organizing Map., and . IPAS, page 298-302. IEEE, (2018)