Author of the publication

A Novel Test Method for Metallic CNTs in CNFET-Based SRAMs.

, , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 35 (7): 1192-1205 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Timing-driven placement for carbon nanotube circuits., , , , , , and . SoCC, page 362-367. IEEE, (2015)Statistical estimation and evaluation for communication mapping in Network-on-Chip., , , and . Integration, 43 (2): 220-229 (2010)SEU fault evaluation and characteristics for SRAM-based FPGA architectures and synthesis algorithms., , , , , and . ACM Trans. Design Autom. Electr. Syst., 18 (1): 13:1-13:18 (2012)Energy-Efficient and Quality-Assured Approximate Computing Framework Using a Co-Training Method., , , , , , , and . ACM Trans. Design Autom. Electr. Syst., 24 (6): 59:1-59:25 (2019)PIPArch: Programmable Image Processing Architecture Using Sliding Array., , , , , and . ISPA/BDCloud/SocialCom/SustainCom, page 73-80. IEEE, (2021)Resource constrained mapping of data flow graphs onto coarse-grained reconfigurable array., , and . SoCC, page 260-265. IEEE, (2010)A general statistical estimation for application mapping in Network-on-Chip., , and . VLSI-SoC, page 172-175. IEEE, (2011)Redundancy based Interconnect Duplication to Mitigate Soft Errors in SRAM-based FPGAs., , , , , and . ICCAD, page 764-769. IEEE, (2015)Compiler assisted dynamic register file in GPGPU., , , and . ISLPED, page 3-8. IEEE, (2013)IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs., , , , and . FPL, page 482-485. IEEE Computer Society, (2011)