PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Hemani, Ahmed"

Author of the publication

copydeleteadd this publication to your clipboard
Specification of Exception Handling in Grammar-Based Hardware Synthesis.

, , and . EUROMICRO, page 10038-10041. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mohamed Osama Helal Ahmed University of Stuttgart

Ahmed Elkelesh University of Stuttgart

Dr. Marwan Abdou Ahmed University of Stuttgart

Ahmed Yassine Karoui University of Stuttgart

Ahmed El Hadi University of Stuttgart

 

Other publications of authors with the same name

Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains., and . IEEE Trans. VLSI Syst., 22 (3): 641-654 (2014)Energy-aware fault-tolerant network-on-chips for addressing multiple traffic classes., , , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 37 (8-A): 811-822 (2013)Grammar-Based Hardware Synthesis of Data Communication Protocols., , and . ISSS, page 14-19. ACM / IEEE Computer Society, (1996)Morphable DPU: Smart and efficient data path for signal processing applications., and . SiPS, page 167-172. IEEE, (2009)Private reliability environments for efficient fault-tolerance in CGRAs., , , , , and . Design Autom. for Emb. Sys., 18 (3-4): 295-327 (2014)System Level Virtual Prototyping of DSP SOCs Using Grammar Based Approach., , , , , and . Design Autom. for Emb. Sys., 5 (3-4): 295-311 (2000)Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable., , and . NOCS, page 8:1-8:10. ACM, (2017)A Customized Many-Core Hardware Acceleration Platform for Short Read Mapping Problems Using Distributed Memory Interface with 3D-Stacked Architecture., , , , , and . Signal Processing Systems, 87 (3): 327-341 (2017)A GALS Network-on-Chip based on rationally-related frequencies., and . ICCD, page 12-18. IEEE Computer Society, (2011)A neural net based self organising scheduling algorithm., and . EURO-DAC, page 136-140. IEEE Computer Society, (1990)