PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Honda, Shinya"

Author of the publication

copydeleteadd this publication to your clipboard
Practice and analysis of an extension course for training trainers of embedded software.

, , , , , , , and . SIGBED Review, 4 (1): 73-81 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Honda, Shinya
add a person with the name Honda, Shinya
 

Other publications of authors with the same name

Function Call Optimization for Efficient Behavioral Synthesis., , , and . IEICE Transactions, 90-A (9): 2032-2036 (2007)An Open-Source Flexible Scheduling Simulator for Real-Time Applications., , , and . ISORC, page 16-22. IEEE Computer Society, (2012)Aggressive Register Unsharing Based on SSA Transformation for Clock Enhancement in High-Level Synthesis., , , , and . DELTA, page 87-92. IEEE Computer Society, (2010)Cost-Effective Redundancy Approach for Fail-Operational Autonomous Driving System., , and . ISORC, page 107-115. IEEE Computer Society, (2018)RTOS-centric hardware/software cosimulator for embedded system design., , , and . CODES+ISSS, page 158-163. ACM, (2004)Android Platform Based on Vehicle Embedded Data Stream Processing., , , , , , and . UIC/ATC, page 48-55. IEEE Computer Society, (2013)Automated Identification of Performance Bottleneck on Embedded Systems for Design Space Exploration., , , , and . IESS, volume 403 of IFIP Advances in Information and Communication Technology, page 171-180. Springer, (2013)Selective Resource Sharing with RT-Level Retiming for Clock Enhancement in High-Level Synthesis., , , , and . HPCC-ICESS, page 1534-1540. IEEE Computer Society, (2012)Cosimulation of ITRON-based embedded software with SystemC., , , and . HLDVT, page 71-76. IEEE Computer Society, (2005)Impact of Resource Sharing and Register Retiming on Area and Performance of FPGA-based Designs., , , , and . IPSJ Trans. System LSI Design Methodology, (2014)