Author of the publication

Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip.

, , , , , , , , and . IEEE Trans. VLSI Syst., 21 (10): 1823-1836 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip., , , , , , , and . IEEE Trans. VLSI Syst., 21 (2): 292-305 (2013)Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems., , , , and . IEEE Trans. Parallel Distrib. Syst., 22 (8): 1382-1389 (2011)System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip., , , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 33 (11): 1718-1731 (2014)A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC., , , , , , , , and . ISVLSI, page 260-265. IEEE Computer Society, (2011)A Hierarchical Hybrid Optical-Electronic Network-on-Chip., , , , , and . ISVLSI, page 327-332. IEEE Computer Society, (2010)A Learning-Based Thermal-Sensitive Power Optimization Approach for Optical NoCs., and . JETC, 14 (2): 21 (2018)A thermal-sensitive design of a 3D torus-based optical NoC architecture., and . Integration, (2019)Communication optimization for thermal reliable optical network-on-chip: work-in-progress., , , , , and . CODES+ISSS, page 3. IEEE / ACM, (2018)Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC., , , , , , , and . IEEE Trans. VLSI Syst., 23 (2): 266-279 (2015)3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)., , , , , and . 3DIC, page 1-6. IEEE, (2009)