PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Olivieri, Mauro"

Author of the publication

copydeleteadd this publication to your clipboard
Block placement with a Boltzmann Machine.

, , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 13 (6): 694-701 (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Olivieri, Mauro
add a person with the name Olivieri, Mauro
 

Other publications of authors with the same name

A parallel architecture for the Color Doppler flow technique in ultrasound imaging., , , and . Microprocessing and Microprogramming, 38 (1-5): 545-551 (1993)Delay insensitive micro-pipelined combinational logic., , and . Microprocessing and Microprogramming, 36 (5): 225-241 (1993)A delay insensitive approach to the VLSI design of a DRAM controller., , and . Microprocessing and Microprogramming, 37 (1-5): 19-22 (1993)A Low-Power Microcontroller with on-Chip Self-Tuning Digital Clock-Generator for Variable-Load Applications., , and . ICCD, page 476-481. IEEE Computer Society, (1999)Design issues for bus switch systems in deep sub-micro metric CMOS technologies., , and . Circuits, Signals, and Systems, page 112-117. IASTED/ACTA Press, (2005)Theoretical system-level limits of power dissipation reduction under a performance constraint in VLSI microprocessor design.. IEEE Trans. VLSI Syst., 10 (5): 595-600 (2002)Design centering/yield optimization of power aware band pass filter based on CMOS current controlled current conveyor (CCCII+)., , , and . Microelectronics Journal, 44 (4): 321-331 (2013)LCD Design Techniques., , and . Wiley Encyclopedia of Computer Science and Engineering, John Wiley & Sons, Inc., (2008)Bus-switch coding for reducing power dissipation in off-chip buses., , and . IEEE Trans. VLSI Syst., 12 (12): 1374-1377 (2004)Impact of technology scaling on leakage power in nano-scale bulk CMOS digital standard cells., and . Microelectronics Journal, 45 (2): 179-195 (2014)