Author of the publication

366-kS/s 1.09-nJ 0.0013-$mm^2$ Frequency-to-Digital Converter Based CMOS Temperature Sensor Utilizing Multiphase Clock.

, , and . IEEE Trans. VLSI Syst., 21 (10): 1950-1954 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

10-bit 100-MS/s Pipelined ADC Using Input-Swapped Opamp Sharing and Self-Calibrated V/I Converter., , , and . IEEE Trans. VLSI Syst., 19 (8): 1438-1447 (2011)A Gb/s+ Slew-Rate/Impedance-Controlled Output Driver With Single-Cycle Compensation Time., , and . IEEE Trans. on Circuits and Systems, 57-II (2): 120-125 (2010)Sptpl: a New Pulsed Latch Type Flip-Flop in High-Performance System-on-a-Chip (SOC)., , and . Journal of Circuits, Systems, and Computers, 16 (2): 169-179 (2007)250 Mbps-5 Gbps Wide-Range CDR With Digital Vernier Phase Shifting and Dual-Mode Control in 0.13 μ m CMOS., , , , , , , and . J. Solid-State Circuits, 46 (11): 2560-2570 (2011)An adaptive-bandwidth PLL for avoiding noise interference and DFE-less fast precharge sampling for over 10Gb/s/pin graphics DRAM interface., , , , , , , and . ISSCC, page 312-313. IEEE, (2013)A 0.076mm2 3.5GHz spread-spectrum clock generator with memoryless Newton-Raphson modulation profile in 0.13μm CMOS., , , , and . ISSCC, page 360-362. IEEE, (2011)A 283.2μW 800Mb/s/pin DLL-based data self-aligner for Through-Silicon Via (TSV) interface., , , , , , , , , and 1 other author(s). ISSCC, page 48-50. IEEE, (2012)NMOS Energy Recovery Logic., , and . Great Lakes Symposium on VLSI, page 310-313. IEEE Computer Society, (1999)A 366kS/s 400uW 0.0013mm2 frequency-to-digital converter based CMOS temperature sensor utilizing multiphase clock., , , and . CICC, page 203-206. IEEE, (2009)A single-inductor 8-channel output DC-DC boost converter with time-limited power distribution control and single shared hysteresis comparator., and . ASP-DAC, page 33-34. IEEE, (2014)