Author of the publication

Fault model for on-chip communication and joint equalization and special spacing rules for on-chip bus design.

, and . Microelectronics Reliability, 52 (6): 1241-1246 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High Speed Comparator for the Moduli 2n, 2n-1, 2n+1., , , , and . IEICE Electronic Express, 10 (21): 20130628 (2013)High-speed modulo (2n+3) multipliers., , and . IEICE Electronic Express, 10 (15): 20130157 (2013)Modified Booth encoding modulo (2n-1) multipliers., , and . IEICE Electronic Express, 9 (5): 352-358 (2012)Booth encoding modulo (2n - 2p - 1) multipliers., , , and . IEICE Electronic Express, 11 (15): 20140588 (2014)Design and implementation of clock network for nanometer FPGA., and . IEICE Electronic Express, 12 (5): 20141180 (2015)Product recommendation with temporal dynamics., , and . Expert Syst. Appl., 39 (16): 12398-12406 (2012)Modeling and broadening temporal user interest in personalized news recommendation., , , and . Expert Syst. Appl., 41 (7): 3168-3177 (2014)Research on group decision making with interval numbers based on plant growth simulation algorithm., , and . Kybernetes, 43 (2): 250-264 (2014)A Novel Violent Videos Classification Scheme Based on the Bag of Audio Words Features.. International Journal of Computational Intelligence and Applications, (2012)Multi-document summarization via submodularity., , and . Appl. Intell., 37 (3): 420-430 (2012)