PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wu, Jen-Ming"

Author of the publication

copydeleteadd this publication to your clipboard
Training Sequence Design for Efficient Channel Estimation in MIMO-FBMC Systems.

, , , , , and . IEEE Access, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hanchuan Wu University of Stuttgart

Jen Sikos

Yongxiang Wu University of Stuttgart

Sabrina Jenne University of Stuttgart

Marcus Jenke

 

Other publications of authors with the same name

A 10-Gb/s Low Jitter Single-Loop Clock and Data Recovery Circuit With Rotational Phase Frequency Detector., , , , , , and . IEEE Trans. on Circuits and Systems, 61-I (11): 3278-3287 (2014)Channel Estimation for Non-Line-of-Sight WiMax Communication System., and . VTC Spring, page 2671-2675. IEEE, (2006)Fair resource allocation for multiuser MIMO communications network., , , , and . GLOBECOM, page 3910-3915. IEEE, (2014)An 8 × 8 20 Gbps Reconfigurable Load Balanced TDM Switch IC for High-Speed Networking., , , , , , , , , and 2 other author(s). Signal Processing Systems, 66 (1): 57-73 (2012)A constraint relaxation version of the interference leakage minimization algorithm in MIMO interference channels., , and . ICC, page 4860-4864. IEEE, (2013)Minimum Distance Optimization on Signature Code for Uplink Non-orthogonal Multiple Access., , , , and . WCNC, page 1-6. IEEE, (2019)A UWB IR timed-array radar using time-shifted direct-sampling architecture., , , , , , , , , and 3 other author(s). VLSIC, page 54-55. IEEE, (2012)On the Achievable Degrees of Freedom of Two-Cell Multiuser MIMO Interference Networks., , , and . IEEE Trans. Communications, 62 (8): 2880-2893 (2014)A 32Gbps low propagation delay 4×4 switch IC for feedback-based system in 0.13μm CMOS technology., , , , , , , , and . ASP-DAC, page 105-106. IEEE, (2011)A 100Gb/s quad-rate transformer-coupled injection-locking CDR circuit in 65nm CMOS., , , and . ISCAS, page 1950-1953. IEEE, (2013)