PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Eggersglüß, Stephan"

Author of the publication

copydeleteadd this publication to your clipboard
Exploring superior structural materials using multi-objective optimization and formal techniques.

, , , , and . ISED, page 13-17. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Prof. Dr. -Ing. Karl Stephan University of Stuttgart

Dr. -Ing. Stephan Heimerl University of Stuttgart

Silke Stephan University of Stuttgart

Stephan Renninger University of Stuttgart

Stephan Bachmann University of Stuttgart

 

Other publications of authors with the same name

SAT-based post-processing for regional capture power reduction in at-speed scan test generation., , and . ETS, page 1-6. IEEE, (2016)A Highly Fault-Efficient SAT-Based ATPG Flow., and . IEEE Design & Test of Computers, 29 (4): 63-70 (2012)Cluster-based Localization of IR-drop in Test Application considering Parasitic Elements., , and . LATS, page 1-4. IEEE, (2019)Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression., , , and . DATE, page 578-583. IEEE, (2017)Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults., , , , , and . MEMOCODE, page 181-187. IEEE Computer Society, (2007)Increasing Robustness of SAT-based Delay Test Generation Using Efficient Dynamic Learning Techniques., and . European Test Symposium, page 81-86. IEEE Computer Society, (2009)High Quality Test Pattern Generation and Boolean Satisfiability., and . Springer, (2012)Machine Learning-based Prediction of Test Power., , , and . ETS, page 1-6. IEEE, (2019)Formal Verification on the Word Level using SAT-like Proof Techniques., , , , and . MBMV, page 81-90. Shaker, (2007)SAT-based ATPG for Path Delay Faults in Sequential Circuits., , and . ISCAS, page 3671-3674. IEEE, (2007)