Author of the publication

Towards Memory-Load Balanced Fast Fourier Transformations in Fine-Grain Execution Models.

, , , and . IPDPS Workshops, page 1607-1617. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Zuckerman, Stéphane
add a person with the name Zuckerman, Stéphane
 

Other publications of authors with the same name

Gregarious Data Re-structuring in a Many Core Architecture., , , , , and . HPCC/CSS/ICESS, page 712-720. IEEE, (2015)Generating Fine-Grain Multithreaded Applications Using a Multigrain Approach., , and . TACO, 14 (4): 47:1-47:26 (2017)A Balanced Approach to Application Performance Tuning., , , , , , and . LCPC, volume 5898 of Lecture Notes in Computer Science, page 111-125. Springer, (2009)Energy Avoiding Matrix Multiply., , , , , and . LCPC, volume 10136 of Lecture Notes in Computer Science, page 55-70. Springer, (2016)Position Paper: Prototyping Autonomous Vehicles Applications with Heterogeneous Multi-FpgaSystems., , , , , , , and . UCET, page 1-2. IEEE, (2019)How to Accelerate an Application: a Practical Case Study in Combustion Modelling., , , , , , , , and . PARCO, volume 19 of Advances in Parallel Computing, page 661-668. IOS Press, (2009)Fine Tuning Matrix Multiplications on Multicore., , and . HiPC, volume 5374 of Lecture Notes in Computer Science, page 30-41. Springer, (2008)TERAFLUX: Harnessing dataflow in next generation teradevices., , , , , , , , , and 19 other author(s). Microprocessors and Microsystems - Embedded Hardware Design, 38 (8): 976-990 (2014)The TERAFLUX Project: Exploiting the DataFlow Paradigm in Next Generation Teradevices., , , , , , , , , and 16 other author(s). DSD, page 272-279. IEEE Computer Society, (2013)A Profile-Based AI-Assisted Dynamic Scheduling Approach for Heterogeneous Architectures., , , , , and . Int. J. Parallel Program., 50 (1): 115-151 (2022)