PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Vargas, Fabian"

Author of the publication

copydeleteadd this publication to your clipboard
12th "IEEE Latin-American Test Workshop" Porto de Galinhas, Brazil, 27-30 March 2011.

, , , , and . J. Low Power Electronics, 7 (4): 529-530 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Juan Vargas University of Stuttgart

Fabian Schnelle

Design and programming for cable-driven parallel robots in the German pavilion at the EXPO 2015, , , and . Machines, 3 (3): 223-241 (2015)

Fabian Silber University of Stuttgart

Fabian Hampp University of Stuttgart

Fabian Marquardt University of Stuttgart

 

Other publications of authors with the same name

Lower VDD Operation of FPGA-Based Digital Circuits Through Delay Modeling and Time Borrowing., , , , , , , , and . J. Low Power Electronics, 7 (2): 185-198 (2011)12th "IEEE Latin-American Test Workshop" Porto de Galinhas, Brazil, 27-30 March 2011., , , , and . J. Low Power Electronics, 7 (4): 529-530 (2011)Guest Editorial., and . J. Electronic Testing, 20 (4): 331-332 (2004)Fault Modeling and Simulation of Power Supply Voltage Transients in Digital Systems on a Chip., , , , , and . J. Electronic Testing, 21 (4): 349-363 (2005)A Hardware-Scheduler for Fault Detection in RTOS-Based Embedded Systems., , and . DSD, page 341-347. IEEE Computer Society, (2009)Experimental Results of a Recovery Block Scheme to Handle Noise in Speech Recognition Systems., , and . Asian Test Symposium, page 224-229. IEEE Computer Society, (2002)Signal Integrity Enhancement in Digital Circuits., , , , , , , and . IEEE Design & Test of Computers, 25 (5): 452-461 (2008)A dynamic TDMA-based sleep scheduling to minimize WSN energy consumption., , , , , and . ICNSC, page 1-6. IEEE, (2016)Time Management for Low-Power Design of Digital Systems., , , , , , and . J. Low Power Electronics, 4 (3): 410-419 (2008)Evaluating the Effectiveness of a Software-Based Technique Under SEEs Using FPGA-Based Fault Injection Approach., , , , , , , , and . J. Electronic Testing, 28 (6): 777-789 (2012)