Author of the publication

A 96-GHz Oscillator by High-Q Differential Transmission Line loaded with Complementary Split-Ring Resonator in 65-nm CMOS.

, , , , and . IEEE Trans. on Circuits and Systems, 60-II (3): 127-131 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A dual-mode VCO based low-power synthesizer with optimized automatic frequency calibration for software-defined radio., , , , , and . ISCAS, page 1145-1148. IEEE, (2011)A DLL based low-phase-noise clock multiplier with offset-tolerant PFD., , and . ASICON, page 1-4. IEEE, (2013)A 4-mW8-b 600-MS/s 2-b-per-cycle SAR ADC with a capacitive DAC., , , , and . ASICON, page 1-4. IEEE, (2013)Automatic gain control algorithm with high-speed and double closed-loop in UWB system., , , , and . ASICON, page 1-4. IEEE, (2013)A 96-GHz Oscillator by High-Q Differential Transmission Line loaded with Complementary Split-Ring Resonator in 65-nm CMOS., , , , and . IEEE Trans. on Circuits and Systems, 60-II (3): 127-131 (2013)A 5.4GHz wide tuning range CMOS PLL using an auto-calibration multiple-pass ring oscillator., , , and . SoCC, page 39-42. IEEE, (2009)A sample-time error calibration technique in time-interleaved ADCs with correlation-based detection and voltage-controlled compensation., , , , and . APCCAS, page 128-131. IEEE, (2012)Use Multilayer Perceptron in Calibrating Multistage Non-linearity of Split Pipelined-ADC., , , and . ISCAS, page 1-5. IEEE, (2018)Switch-back based on charge equalization switching technique for SAR ADC., , and . IEICE Electronic Express, 12 (6): 20150036 (2015)A Monolithic Sub-sampling PLL based 6-18 GHz Frequency Synthesizer for C, X, Ku Band Communication., , , , , and . IEICE Transactions, 98-C (1): 16-27 (2015)