PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Al-Hashimi, Bashir M."

Author of the publication

copydeleteadd this publication to your clipboard
Memory Reduction Methodology for Distributed-Arithmetic-Based DWT/IDWT Exploiting Data Symmetry.

, , , and . IEEE Trans. on Circuits and Systems, 56-II (4): 285-289 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Danish Bashir University of Stuttgart

Univ. -Prof. Dr. -Ing. Frank Allgöwer University of Stuttgart

Distributed MPC for Self-Organized Cooperation of Multi-Agent Systems, , and . IEEE Transactions on Automatic Control, (2024)
Distributed MPC for Self-Organized Cooperation of Multi-Agent Systems, , and . IEEE Transactions on Automatic Control, (2024)Gaussian inference for data-driven state-feedback design of nonlinear systems, , and . 22nd IFAC World Congress, 56, 2, page 4796-4803. Elsevier, (2023)Data-Based Control of Feedback Linearizable Systems, , , , and . IEEE Transactions on Automatic Control, 68 (11): 7014-7021 (2023)

Charalampos Alexopoulos University of Stuttgart

Alexander Allgaier University of Stuttgart

M. Fittingho

 

Other publications of authors with the same name

Sequence-Aware Watermark Design for Soft IP Embedded Processors., , , , and . IEEE Trans. VLSI Syst., 24 (1): 276-289 (2016)Improved State Integrity of Flip-Flops for Voltage Scaled Retention Under PVT Variation., , , , and . IEEE Trans. on Circuits and Systems, 60-I (11): 2953-2961 (2013)Memory Reduction Methodology for Distributed-Arithmetic-Based DWT/IDWT Exploiting Data Symmetry., , , and . IEEE Trans. on Circuits and Systems, 56-II (4): 285-289 (2009)New JETTA Editors, 2006., , , and . J. Electronic Testing, 22 (1): 9-10 (2006)DFT Architecture With Power-Distribution-Network Consideration for Delay-Based Power Gating Test., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (12): 2013-2024 (2015)Testing of Level Shifters in Multiple Voltage Designs., , and . ICECS, page 435-438. IEEE, (2007)Sub-clock power-gating technique for minimising leakage power during active mode., , , and . DATE, page 106-111. IEEE, (2011)Selective state retention design using symbolic simulation., , , and . DATE, page 1644-1649. IEEE, (2009)A Co-Design Methodology for Energy-Efficient Multi-Mode Embedded Systems with Consideration of Mode Execution Probabilities., , and . DATE, page 10960-10965. IEEE Computer Society, (2003)Reducing the Energy Consumption in Fault-Tolerant Distributed Embedded Systems with Time-Constraint., , and . ISQED, page 368-373. IEEE Computer Society, (2007)