PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Eisenbarth, Thomas"

Author of the publication

copydeleteadd this publication to your clipboard
Extending Glitch-Free Multiparty Protocols to Resist Fault Injection Attacks.

, , and . IACR Cryptology ePrint Archive, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Christina Eisenbarth University of Stuttgart

Dipl.-Ing. Thomas Kuestner

Scan time reduction in DWI of the pancreas using simultaneous multislice technique with different acceleration factors: how fast can we go?, , , , , , , and . Proceedings of the International Society for Magnetic Resonance in Medicine (ISMRM), Honolulu, Hawaii, USA, (April 2017)

Ph. D. Thomas Günther University of Stuttgart

Thomas Bauernhansel

Thomas Münzing

 

Other publications of authors with the same name

Cross-VM Cache Attacks on AES., , , , and . IEEE Trans. Multi-Scale Computing Systems, 2 (3): 211-222 (2016)Guest Editorial: Special Section on Embedded System Security., , and . Embedded Systems Letters, 7 (1): 1-2 (2015)MicroWalk: A Framework for Finding Side Channels in Binaries., , , and . ACSAC, page 161-173. ACM, (2018)Horizontal and Vertical Side Channel Analysis of a McEliece Cryptosystem., , , and . IEEE Trans. Information Forensics and Security, 11 (6): 1093-1105 (2016)Adaptation of Process Models - A Semantic-based Approach., , and . Journal of Research and Practice in Information Technology, 43 (1): 5-24 (2011)PerfWeb: How to Violate Web Privacy with Hardware Performance Events., , , and . ESORICS (2), volume 10493 of Lecture Notes in Computer Science, page 80-97. Springer, (2017)Keeloq., , , and . Encyclopedia of Cryptography and Security (2nd Ed.), Springer, (2011)RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks., , , and . CoRR, (2019)Cross Processor Cache Attacks., , and . IACR Cryptology ePrint Archive, (2015)FortuneTeller: Predicting Microarchitectural Attacks via Unsupervised Deep Learning., , , and . CoRR, (2019)