PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Clark, Lawrence T."

Author of the publication

copydeleteadd this publication to your clipboard
Robust Design of High Fan-In/Out Subthreshold Circuits.

, , and . ICCD, page 405-410. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

T. Ertl

Dr. Andrew Clark University of Stuttgart

Charles Clark University of Stuttgart

T. Vietor

T. Maier

 

Other publications of authors with the same name

A Specialized Static Content Addressable Memory for Longest Prefix Matching in Internet Protocol Routing., and . J. Low Power Electronics, 7 (3): 350-363 (2011)Guest Editorial: Special Section on the 2014 IEEE Custom Integrated Circuits Conference (CICC 2014)., , and . IEEE Trans. on Circuits and Systems, 62-I (8): 1897-1898 (2015)Physically Unclonable Functions Using Foundry SRAM Cells., , , and . IEEE Trans. on Circuits and Systems, 66-I (3): 955-966 (2019)Simple and accurate single event charge collection macro modeling for circuit simulation., and . ISCAS, page 1858-1861. IEEE, (2015)A Low Standby Power Flip-flop with Reduced Circuit and Control Complexity., , and . CICC, page 571-574. IEEE, (2007)Low-power high-performance nand match line content addressable memories., and . IEEE Trans. VLSI Syst., 14 (8): 895-905 (2006)SRAM-Based Unique Chip Identifier Techniques., and . IEEE Trans. VLSI Syst., 24 (4): 1213-1222 (2016)Low-Power Race-Free Programmable Logic Arrays., and . J. Solid-State Circuits, 44 (3): 935-946 (2009)Low-Power Dynamic Memory Word Line Decoding for Static Random Access Memories., , , and . J. Solid-State Circuits, 43 (11): 2524-2532 (2008)Reliable techniques for integrated circuit identification and true random number generation using 1.5-transistor flash memory., , and . Integration, (2019)