PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kadota, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
Parallel computer ADENART - its architecture and application.

, , , , , , , , , , and . ICS, page 1-8. ACM, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kadota, Hiroshi
add a person with the name Kadota, Hiroshi
 

Other publications of authors with the same name

VLSI Parallel Computer with Data Transfer Network: ADENA., , , and . ICPP (1), page 319-322. Pennsylvania State University Press, (1989)Classification of Rice Grain Using New Scale Invariant Zernike Moments., , , , , and . JCIS, page 832-835. JCIS / Association for Intelligent Machinery, Inc., (2002)Classification of rice grains using fuzzy artmap neural network., , , , , and . APCCAS (2), page 223-226. IEEE, (2002)A New Inter-Core Built-In-Self-Test Circuits for Tri-State Buffers in the System on a Chip., , , and . Asian Test Symposium, page 462. IEEE Computer Society, (2001)Neurophysiological and Dynamical Control Principles Underlying Variable and Stereotyped Movement Patterns During Motor Skill Acquisition., , , , , , , and . JACIII, 15 (8): 942-953 (2011)Parallel computer ADENART - its architecture and application., , , , , , , , , and 1 other author(s). ICS, page 1-8. ACM, (1991)An evaluation of the subframe parallel approach for image clustering., , and . Systems and Computers in Japan, 27 (14): 1-8 (1996)A new reconfigurable architecture with smart data-transfer subsystems for the intelligent image processing., , and . FPT, page 429-432. IEEE, (2004)Processing element design for a parallel computer., , , , , and . IEEE Micro, 10 (2): 26-38 (1990)OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications., , , , , , , , and . ISCA, page 160-168. ACM, (1991)