Author of the publication

Vector Processing Support for FPGA-Oriented High Performance Applications.

, , , and . ISVLSI, page 447-448. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

BTB Access Filtering: A Low Energy and High Performance Design., , and . ISVLSI, page 81-86. IEEE Computer Society, (2008)TRB: Tag Replication Buffer for Enhancing the Reliability of the Cache Tag Array., , and . ISVLSI, page 310-315. IEEE Computer Society, (2010)Hardware-Based Speed Up of Face Recognition Towards Real-Time Performance., , and . DSD, page 763-770. IEEE Computer Society, (2010)RH: A Versatile Family of Reduced Hypercube Interconnection Networks.. IEEE Trans. Parallel Distrib. Syst., 5 (11): 1210-1220 (1994)FPGA and ASIC square root designs for high performance and power efficiency., , and . ASAP, page 269-272. IEEE Computer Society, (2013)On the Problem of Expanding Hypercube-Based Systems.. J. Parallel Distrib. Comput., 16 (1): 41-53 (1992)Performance-Energy Optimizations for Shared Vector Accelerators in Multicores., and . IEEE Trans. Computers, 64 (3): 805-817 (2015)Modular vector processor architecture targeting at data-level parallelism., and . Microprocessors and Microsystems - Embedded Hardware Design, 39 (4-5): 237-249 (2015)Parallel DSP algorithms on TurboNet: an experimental system with hybrid message-passing/shared-memory architecture., , and . Concurrency - Practice and Experience, 8 (5): 387-411 (1996)Pyramid mappings onto hypercubes for computer vision: Connection machine comparative study., and . Concurrency - Practice and Experience, 5 (6): 471-489 (1993)