Author of the publication

An RSA Encryption Hardware Algorithm Using a Single DSP Block and a Single Block RAM on the FPGA.

, , , and . ICNC, page 140-147. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Nakano, Koji
add a person with the name Nakano, Koji
 

Other publications of authors with the same name

Optimal Initializing Algorithms for a Reconfigurable Mesh.. J. Parallel Distrib. Comput., 24 (2): 218-223 (1995)Foreword., and . IEICE Transactions, 87-D (2): 279-280 (2004)Fundamental Algorithms on the Reconfigurable Mesh.. Handbook of Parallel Computing, Chapman and Hall/CRC, (2007)Energy-Efficient Initialization Protocols for Radio Networks with No Collision Detection., and . ICPP, page 263-270. IEEE Computer Society, (2000)Optimal implementations of the approximate string matching and the approximate discrete signal matching on the memory machine models.. IJPEDS, 29 (2): 104-118 (2014)Processor, Assembler, and Compiler Design Education Using an FPGA., and . ICPADS, page 723-728. IEEE Computer Society, (2008)Parallelization Techniques for Error Diffusion with GPU Implementations., , and . CANDAR, page 30-39. IEEE Computer Society, (2015)Fast Ellipse Detection Algorithm Using Hough Transform on the GPU., , and . ICNC, page 313-319. IEEE Computer Society, (2011)An Efficient Parallel Sorting Compatible with the Standard qsort., , and . PDCAT, page 512-517. IEEE Computer Society, (2009)Uniform Leader Election Protocols in Radio Networks., and . ICPP, page 240-250. IEEE Computer Society, (2001)