PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Lee, William"

Author of the publication

copydeleteadd this publication to your clipboard
Path Based Timing Validation for Timed Asynchronous Design.

, , and . VLSI Design, page 511-516. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Moosung Lee University of Stuttgart

Dongwon Lee University of Stuttgart

Junghwa Lee University of Stuttgart

Ph. D. Benjamin Lee University of Stuttgart

Yoonhee Lee University of Stuttgart

 

Other publications of authors with the same name

Editorial., and . MONET, 5 (2): 101-102 (2000)An End-to-end Workflow Pipeline for Large-scale Grid Computing., , , , , , and . J. Grid Comput., 3 (3-4): 259-281 (2005)Autonomic Service Adaptation in ICENI using Ontological Annotation., , and . GRID, page 10-17. IEEE Computer Society, (2003)Workflow Deployment in ICENI II., , and . International Conference on Computational Science (3), volume 3993 of Lecture Notes in Computer Science, page 964-971. Springer, (2006)Numerical Similarity and Dissimilarity Measures Between Two Trees., , and . IEEE Trans. Computers, 45 (12): 1426-1434 (1996)TED: A Graphical Technology Description Editor., , and . DAC, page 423-428. IEEE Computer Society Press / ACM, (1987)Payment and negotiation for the next generation Grid and Web., , and . Concurrency and Computation: Practice and Experience, 20 (3): 239-251 (2008)Integrative Genome-wide Analysis of the Determinants of RNA Splicing in Kidney Renal Clear Cell Carcinoma., , , , , , and . Pacific Symposium on Biocomputing, page 44-55. (2015)On visualizing uncertainty in volumetric data: techniques and their evaluation., and . J. Vis. Lang. Comput., 15 (6): 463-491 (2004)Path Based Timing Validation for Timed Asynchronous Design., , and . VLSI Design, page 511-516. IEEE Computer Society, (2016)