PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Stojanovic, Vladimir"

Author of the publication

copydeleteadd this publication to your clipboard
Serbia Forum - Digital Cultural Heritage Portal.

, , , , , , , and . ICISP, volume 8509 of Lecture Notes in Computer Science, page 265-271. Springer, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vladimir Yussupov University of Stuttgart

Execution Patterns for Quantum Applications, , , , , , , and . Proceedings of the 18th International Conference on Software Technologies, page 258-268. Setúbal, SciTePress, (2023)

Dr. Vladimir Knjasev University of Stuttgart

Dr. Vladimir Atanasov University of Stuttgart

Vladimir Mikheev University of Stuttgart

 

Other publications of authors with the same name

Model Predictive Control Equalization for High-Speed I/O Links., , and . IEEE Trans. on Circuits and Systems, 61-I (2): 371-381 (2014)Guest Editorial for Special Issue on High-Performance Multichip Interconnections., , and . IEEE Trans. on Circuits and Systems, 57-II (5): 317-318 (2010)Why Analog-to-Information Converters Suffer in High-Bandwidth Sparse Signal Applications., , , and . IEEE Trans. on Circuits and Systems, 60-I (9): 2273-2284 (2013)DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling., , , , , , , and . NOCS, page 201-210. IEEE Computer Society, (2012)An Energy-Efficient Equalized Transceiver for RC-Dominant Channels., and . J. Solid-State Circuits, 45 (6): 1186-1197 (2010)Analog Multi-Tone Signaling for High-Speed Backplane Electrical Links., , , and . GLOBECOM, IEEE, (2006)Design of "green" high-performance processor circuits., , , , , , , and . ISSCC, page 518-519. IEEE, (2011)Modeling, simulation, and design of a multi-mode 2-10 Gb/sec fully adaptive serial link system., , , , , , , , , and 3 other author(s). CICC, page 709-716. IEEE, (2005)High-Speed Serial Links: Design Trends and Challenges, invited.. IWSOC, page 514. IEEE Computer Society, (2005)BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks., , , and . CoRR, (2019)