PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Fallah, Farzan"

Author of the publication

copydeleteadd this publication to your clipboard
ALBORZ: Address Level Bus Power Optimization.

, , and . ISQED, page 470-475. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Fallah, Farzan
add a person with the name Fallah, Farzan
 

Other publications of authors with the same name

Common Subexpression Elimination Involving Multiple Variables for Linear DSP Synthesis., , and . ASAP, page 202-212. IEEE Computer Society, (2004)ALBORZ: Address Level Bus Power Optimization., , and . ISQED, page 470-475. IEEE Computer Society, (2002)Solving covering problems using LPR-based lower bounds., , and . IEEE Trans. VLSI Syst., 8 (1): 9-17 (2000)Optimizing Polynomial Expressions by Algebraic Factorization and Common Subexpression Elimination., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (10): 2012-2022 (2006)A non-uniform cache architecture for low power system design., and . ISLPED, page 363-368. ACM, (2005)Low-power fanout optimization using multiple threshold voltage inverters., , and . ISLPED, page 95-98. ACM, (2005)Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability., , and . DAC, page 528-533. ACM Press, (1998)Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage., , and . DAC, page 666-671. ACM Press, (1999)Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (4): 478-489 (2009)A Class of Irredundant Encoding Techniques for Reducing Bus Power., , and . Journal of Circuits, Systems, and Computers, 11 (5): 445-458 (2002)