Author of the publication

Low Cost Concurrent Error Detection for On-Chip Memory Based Embedded Processors.

, , , and . EUC, page 114-119. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Asymmetric Checkpointing and Rollback Error Recovery Scheme for Embedded Processors., , and . DFT, page 445-453. IEEE Computer Society, (2008)A Software-Based Concurrent Error Detection Technique for PowerPC Processor-based Embedded Systems., , and . DFT, page 266-274. IEEE Computer Society, (2005)A Software-Based Error Detection Technique Using Encoded Signatures., , and . DFT, page 389-400. IEEE Computer Society, (2006)A Low-Cost On-Line Monitoring Mechanism for the FlexRay Communication Protocol., and . LADC, page 111-118. IEEE Computer Society, (2009)PSP-Cache: A low-cost fault-tolerant cache memory architecture., and . DATE, page 1-4. European Design and Automation Association, (2014)Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs)., , , , and . DATE, page 70-75. IEEE, (2011)Assessment of Message Missing Failures in CAN-based Systems., and . Parallel and Distributed Computing and Networks, page 387-392. IASTED/ACTA Press, (2005)Evaluation of Some Exponential Random Number Generators Implemented by FPGA., , and . Parallel and Distributed Computing and Networks, page 578-583. IASTED/ACTA Press, (2005)Low Cost Concurrent Error Detection for On-Chip Memory Based Embedded Processors., , , and . EUC, page 114-119. IEEE Computer Society, (2011)Fault injection in mixed-signal environment using behavioral fault modeling in Verilog-A., and . BMAS, page 69-74. IEEE, (2010)