PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Bilavarn, Sébastien"

Author of the publication

copydeleteadd this publication to your clipboard
Power consumption model for partial and dynamic reconfiguration.

, , , and . ReConFig, page 1-8. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. -Ing. Sébastien Chartier University of Stuttgart

 

Other publications of authors with the same name

Parallelism Level Impact on Energy Consumption in Reconfigurable Devices., , , and . SIGARCH Computer Architecture News, 39 (4): 104-105 (2011)Power consumption model for partial and dynamic reconfiguration., , , and . ReConFig, page 1-8. IEEE, (2012)Power Modeling and Exploration of Dynamic and Partially Reconfigurable Systems., , , and . J. Low Power Electronics, 12 (3): 172-185 (2016)Implantation d'un décodeur H.264 sur plateforme multiprocesseur avec gestion énergétique., , , , and . Technique et Science Informatiques, 29 (2): 201-224 (2010)Energy Analysis of a Real-time Multiprocessor Control of Idle States., , , and . PECCS, page 125-130. SciTePress, (2013)AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC., , , , , and . Int. J. Reconfig. Comp., (2011)Exploitation of the EDF Scheduling in the Wireless Sensors Networks., , and . IJMTIE, 1 (2): 14-27 (2011)An estimation and exploration methodology from system-level specifications: application to FPGAs., , and . FPGA, page 239. ACM, (2003)Modélisation, Conception Système d'Architectures Hétérogènes pour les Applications Embarquées : Eléments d'amélioration de l'efficacité énergétique des systèmes sur puce de silicium. (Modelling, Design of Heterogenous architectures for embedded Applications / Modelling, Design of Heterogenous architectures for embedded Applications : Refinement parts about power efficiency of silicon chips systems).. (2018)Exploration Architecturale au Niveau Comportemental - Application aux FPGAs. (Architectural Exploration in behavioral level - Application to FPGAs).. University of Southern Brittany, Morbihan, France, (2002)