Author of the publication

Architecture and Physical Implementation of Reconfigurable Multi-Port Physical Unclonable Functions in 65 nm CMOS.

, , , , , and . IEICE Transactions, 96-A (5): 963-970 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A hardware/software co-design approach for multiple-standard video bitstream parsing., , , and . ASICON, page 43-46. IEEE, (2011)A two-way parallel CAVLC encoder for 4K×2K H.264/AVC., , , and . ASICON, page 75-78. IEEE, (2011)A Combined Deblocking Filter and SAO Hardware Architecture for HEVC., , , , , , and . IEEE Trans. Multimedia, 18 (6): 1022-1033 (2016)A 4-way parallel CAVLC design for H.264/AVC 4Kx2K 60fps encoder., , , and . IEICE Electronic Express, 8 (22): 1863-1869 (2011)A pipelined VLSI architecture for Sample Adaptive Offset (SAO) filter and deblocking filter of HEVC., , , and . IEICE Electronic Express, 10 (11): 20130272 (2013)A Unified 4/8/16/32-Point Integer IDCT Architecture for Multiple Video Coding Standards., , , and . ICME, page 788-793. IEEE Computer Society, (2012)An Unequal Secure Encryption Scheme for H.264/AVC Video Compression Standard., , , , and . IEICE Transactions, 91-A (1): 12-21 (2008)Reconfigurable Variable Block Size Motion Estimation Architecture for Search Range Reduction Algorithm., , and . IEICE Transactions, 91-C (4): 440-448 (2008)A 16-pixel parallel architecture with block-level/mode-level co-reordering approach for intra prediction in 4k×2k H.264/AVC video encoder., , , and . ASP-DAC, page 801-806. IEEE, (2012)A 64 Cycles/MB, Luma-Chroma Parallelized H.264/AVC Deblocking Filter for 4 K × 2 K Applications., , and . IEICE Transactions, 95-C (4): 441-446 (2012)