Author of the publication

Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache.

, , , , , , , , , and . ISCA, page 315-327. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Manipatruni, Sasikanth
add a person with the name Manipatruni, Sasikanth
 

Other publications of authors with the same name

Static and Clocked Spintronic Circuit Design and Simulation With Performance Analysis Relative to CMOS., , , and . IEEE Trans. on Circuits and Systems, 61-I (2): 393-406 (2014)Low-power Spin Valve Logic using Spin-transfer Torque with Automotion of Domain Walls., , , , and . CoRR, (2016)All Spin Nano-magnetic State Elements, , and . CoRR, (2012)Experimental Demonstration of Efficient Spin-Orbit Torque Switching of an MTJ with sub-100 ns Pulses., , , , and . CoRR, (2015)Hybrid piezoelectric-magnetic neurons: a proposal for energy-efficient machine learning., , , , , , , and . ACM Southeast Regional Conference, page 7:1-7:5. ACM, (2018)Material Targets for Scaling All Spin Logic, , and . CoRR, (2012)Modeling and Design of Spintronic Integrated Circuits., , and . IEEE Trans. on Circuits and Systems, 59-I (12): 2801-2814 (2012)An Energy-Efficient Classifier via Boosted Spin Channel Networks., , , , and . ISCAS, page 1-5. IEEE, (2019)Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache., , , , , , , , , and . ISCA, page 315-327. IEEE Computer Society, (2018)Device Considerations for Nanophotonic CMOS Global Interconnects, , and . CoRR, (2012)