Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A compile-time managed multi-level register file hierarchy.

M. Gebhart, S. Keckler, and W. Dally. MICRO, page 465-476. ACM, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Stephen Hocker University of Stuttgart

Tim W{\"{u}}rtele

Kent W. Stewart

Tim W{\"{u}}rtele

Other publications of authors with the same name

Routed Inter-ALU Networks for ILP Scalability and Performance.K. Sankaralingam, V. Singh, S. Keckler, and D. Burger. ICCD, page 170-. IEEE Computer Society, (2003)A case for toggle-aware compression for GPU systems.G. Pekhimenko, E. Bolotin, N. Vijaykumar, O. Mutlu, T. Mowry, and S. Keckler. HPCA, page 188-200. IEEE Computer Society, (2016)Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic.P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi. DSN, page 389-398. IEEE Computer Society, (2002)Concurrent Event Handling through Multithreading.S. Keckler, A. Chang, W. Lee, S. Chatterjee, and W. Dally. IEEE Trans. Computers, 48 (9): 903-916 (1999)Processor Mechanisms for Software Shared Memory.N. Carter, W. Dally, W. Lee, S. Keckler, and A. Chang. ISHPC, volume 1940 of Lecture Notes in Computer Science, page 120-133. Springer, (2000)Kayotee: A Fault Injection-based System to Assess the Safety and Reliability of Autonomous Vehicles to Faults and Errors.S. Jha, T. Tsai, S. Hari, M. Sullivan, Z. Kalbarczyk, S. Keckler, and R. Iyer. CoRR, (2019)Clock rate versus IPC: the end of the road for conventional microarchitectures.V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. ISCA, page 248-259. IEEE Computer Society, (2000)Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture.K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. Keckler, and C. Moore. ISCA, page 422-433. IEEE Computer Society, (2003)A comparative analysis of microarchitecture effects on CPU and GPU memory system behavior.J. Hestness, S. Keckler, and D. Wood. IISWC, page 150-160. IEEE Computer Society, (2014)Anatomy of GPU Memory System for Multi-Application Execution.A. Jog, O. Kayiran, T. Kesten, A. Pattnaik, E. Bolotin, N. Chatterjee, S. Keckler, M. Kandemir, and C. Das. MEMSYS, page 223-234. ACM, (2015)

PUMA

Disambiguation of "Keckler, Stephen W."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A compile-time managed multi-level register file hierarchy.

Please choose a person to relate this publication to

Dr. Stephen Hocker University of Stuttgart

Tim W{\"{u}}rtele

Tim W{\"{u}}rtele

Kent W. Stewart

Tim W{\"{u}}rtele

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Keckler, Stephen W."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A compile-time managed multi-level register file hierarchy.

Please choose a person to relate this publication to

Dr. Stephen Hocker University of Stuttgart

Tim W{\"{u}}rtele

Tim W{\"{u}}rtele

Kent W. Stewart

Tim W{\"{u}}rtele

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A compile-time managed multi-level register file hierarchy.