Author of the publication

Experiences with the OpenMP Parallelization of DROPS, a Navier-Stokes Solver Written in C++.

, , , , and . IWOMP, volume 4315 of Lecture Notes in Computer Science, page 95-106. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Parallelization of the C++ Navier-Stokes Solver DROPS with OpenMP., , , , and . PARCO, volume 33 of John von Neumann Institute for Computing Series, page 431-438. Central Institute for Applied Mathematics, Jülich, Germany, (2005)Exploiting Object Orientation to Parallelize and Optimize C++ Applications., and . Informatiktage, volume S-9 of LNI, page 189-192. GI, (2010)First Experiences with Intel Cluster OpenMP., , , and . IWOMP, volume 5004 of Lecture Notes in Computer Science, page 48-59. Springer, (2008)An OpenMP Extension Library for Memory Affinity., , , , and . IWOMP, volume 8766 of Lecture Notes in Computer Science, page 103-114. Springer, (2014)Binding Nested OpenMP Programs on Hierarchical Memory Architectures., , , and . IWOMP, volume 6132 of Lecture Notes in Computer Science, page 29-42. Springer, (2010)An Approach to Visualize Remote Socket Traffic on the Intel Nehalem-EX., , , , , , and . Euro-Par Workshops, volume 6586 of Lecture Notes in Computer Science, page 523-530. Springer, (2010)Visualization of memory access behavior on hierarchical NUMA architectures., , , , , , and . VPA@SC, page 42-49. IEEE, (2014)Exploiting Object-Oriented Abstractions to parallelize Sparse Linear Algebra Codes., , , , and . PARCO, volume 19 of Advances in Parallel Computing, page 249-256. IOS Press, (2009)Nested Parallelization with OpenMP., , and . International Journal of Parallel Programming, 35 (5): 459-476 (2007)Abstractions for performance programming on multi-core architectures with hierarchial memory.. RWTH Aachen University, Germany, (2016)