Author of the publication

A Constructive Algorithm for Reversible Logic Synthesis.

, , , , and . IEEE Congress on Evolutionary Computation, page 2416-2421. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Congestion estimation for 3-D circuit architectures., , , and . IEEE Trans. on Circuits and Systems, 51-II (12): 655-659 (2004)New strategies for reliability analysis of Programmable Logic Controllers., , , , , and . Mathematical and Computer Modelling, 55 (7-8): 1916-1931 (2012)Bi-Directional Synthesis of 4-Bit Reversible Circuits., , , and . Comput. J., 51 (2): 207-215 (2008)Probabilistic Estimation for Routing Space., , , , , and . Comput. J., 48 (6): 667-676 (2005)Congestion estimation for hexagonal routing., , , , and . Int. J. Comput. Math., 83 (3): 263-272 (2006)Analysis of Boolean Networks Using an Optimized Algorithm of Structure Matrix Based on Semi-tensor Product., , and . JCP, 8 (6): 1441-1448 (2013)A Constructive Algorithm for Reversible Logic Synthesis., , , , and . IEEE Congress on Evolutionary Computation, page 2416-2421. IEEE, (2006)The probability logics for nanoscale inverterscascade., , , , and . IEEE Congress on Evolutionary Computation, page 2487-2491. IEEE, (2008)Routability checking for three-dimensional architectures., , , , and . IEEE Trans. VLSI Syst., 12 (12): 1371-1374 (2004)Terminal Satisfiability in GSTE., , , , and . J. Applied Mathematics, (2014)