Author of the publication

Low Delay Single Symbol Error Correction Codes Based on Reed Solomon Codes.

, , , and . IEEE Trans. Computers, 64 (5): 1497-1501 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reducing the Cost of Implementing Error Correction Codes in Content Addressable Memories., , , and . IEEE Trans. on Circuits and Systems, 60-II (7): 432-436 (2013)Design and Evaluation of a Hardware on-line Program-Flow Checker for Embedded Microcontrollers., , , and . DFT, page 371-379. IEEE Computer Society, (2006)Using memristor state change behavior to identify faults in photovoltaic arrays., , , and . DFT, page 86-91. IEEE Computer Society, (2014)Testing of Inter-Word Coupling Faults in Word-Oriented SRAMs., , and . DFT, page 111-119. IEEE Computer Society, (2004)Two-Dimensional Schemes for Clocking/Timing of QCA Circuits., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 27 (1): 34-44 (2008)Fault Localization, Error Correction, and Graceful Degradation in Radix 2 Signed Digit-Based Adders., , , , and . IEEE Trans. Computers, 55 (5): 534-540 (2006)Analysis and Evaluations of Reliability of Reconfigurable FPGAs., , , , , and . J. Electronic Testing, 24 (1-3): 105-116 (2008)Tile-based QCA design using majority-like logic primitives., , , , and . JETC, 1 (3): 163-185 (2005)Two dimensional FFT architecture based on radix-43 algorithm with efficient output reordering., , , , and . DTIS, page 1-2. IEEE, (2018)Complementary resistive switch based stateful logic operations using material implication., , , , and . DATE, page 1-4. European Design and Automation Association, (2014)