PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Verbeek, Freek"

Author of the publication

copydeleteadd this publication to your clipboard
On Two Models of Noninterference: Rushby and Greve, Wilding, and Vanfleet.

, , , , and . SAFECOMP, volume 8666 of Lecture Notes in Computer Science, page 246-261. Springer, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Verbeek, Freek
add a person with the name Verbeek, Freek
 

Other publications of authors with the same name

Proof Pearl: A Formal Proof of Dally and Seitz' Necessary and Sufficient Condition for Deadlock-Free Routing in Interconnection Networks., and . J. Autom. Reasoning, 48 (4): 419-439 (2012)Formal specification of networks-on-chips: deadlock and evacuation., and . DATE, page 1701-1706. IEEE, (2010)Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures., and . ACM Trans. Design Autom. Electr. Syst., 17 (1): 1:1-1:28 (2012)On Two Models of Noninterference: Rushby and Greve, Wilding, and Vanfleet., , , , and . SAFECOMP, volume 8666 of Lecture Notes in Computer Science, page 246-261. Springer, (2014)A Decision Procedure for Deadlock-Free Routing in Wormhole Networks., and . IEEE Trans. Parallel Distrib. Syst., 25 (8): 1935-1944 (2014)Inference of channel types in micro-architectural models of on-chip communication networks., , and . VLSI-SoC, page 1-6. IEEE, (2014)Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching., and . NOCS, page 25-32. ACM/IEEE Computer Society, (2011)Verification of Building Blocks for Asynchronous Circuits, and . ACL2, volume 114 of EPTCS, page 70-84. (2013)Automatic generation of deadlock detection algorithms for a family of microarchitecture description languages of communication fabrics., and . HLDVT, page 25-32. IEEE Computer Society, (2012)Formal Deadlock Verification for Click Circuits., , and . ASYNC, page 183-190. IEEE Computer Society, (2013)