Author of the publication

Design and evaluation of an energy-efficient dynamically reconfigurable architecture for wireless sensor nodes.

, , and . FPL, page 359-366. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hardware-Assisted Signal Activity Analysis for Power Estimation in Rapid Prototyped Systems., , , and . Design Autom. for Emb. Sys., 8 (4): 297-308 (2003)Joint Validation of Application Models and Multi-Abstraction Network-on-Chip Platforms., , , , , , and . IJERTCS, 1 (1): 86-101 (2010)A linearization technique for radio frequency CMOS Gilbert-type mixers., , , and . ICECS, page 1086-1089. IEEE, (2003)Simultaneous Placement and Buffer Planning for Reduction of Power Consumption in Interconnects and Repeaters., , , , and . VLSI-SoC, page 302-307. IEEE, (2006)High Performance of an AES-Rijndael ASIC working in OCB/ECB Modes of Operation., and . VLSI-SOC, page 62-67. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Exploring the Capabilities of Reconfigurable Hardware for OFDM-based WLANs., , and . VLSI-SOC, page 161-166. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Low-Complexity Adaptive Encoding Schemes Based on Partial Bus-Invert for Power Reduction in Buses Exhibiting Capacitive Coupling., , , , and . ReCoSoC, page 7-14. Univ. Montpellier II, (2007)Systematic Methods for Multivariate Data Visualization and Numerical Assessment of Class Separability and Overlap in Automated Visual Industrial Quality Control., , and . BMVC, page 1-10. BMVA Press, (1994)Interactive presentation: Executable system-level specification models containing UML-based behavioral patterns., , and . DATE, page 301-306. EDA Consortium, San Jose, CA, USA, (2007)Evaluation of state-of-the-art neural network customized hardware., and . Neurocomputing, 2 (5): 209-231 (1990)