PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Shen, Junhua"

Author of the publication

copydeleteadd this publication to your clipboard
Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator With Application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC.

, , , , , , , , and . J. Solid-State Circuits, 52 (4): 1077-1090 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Shaoxiang Sheng University of Stuttgart

 

Other publications of authors with the same name

An IF input continuous-time sigma-delta analog-digital converter with high image rejection., , , and . ICECS, page 101-104. IEEE, (2004)Precision Passive-Charge-Sharing SAR ADC: Analysis, Design, and Measurement Results., , , , , and . J. Solid-State Circuits, 53 (5): 1481-1492 (2018)Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator With Application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC., , , , , , , , and . J. Solid-State Circuits, 52 (4): 1077-1090 (2017)A 14b 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS., , , , and . ISSCC, page 472-473. IEEE, (2013)A 12-Bit 31.1- $\mu$ W 1-MS/s SAR ADC With On-Chip Input-Signal-Independent Calibration Achieving 100.4-dB SFDR Using 256-fF Sampling Capacitance., , , , and . J. Solid-State Circuits, 54 (4): 937-947 (2019)A 0.5-V 8-bit 10-Ms/s Pipelined ADC in 90-nm CMOS., and . J. Solid-State Circuits, 43 (4): 787-795 (2008)A 12-Bit 31.1UW 1MS/S SAR ADC with On-Chip Input-Signal-Independent Calibration Achieving 100.4DB SFDR Using 256FF Sampling Capacitance., , , and . VLSI Circuits, page 91-92. IEEE, (2018)Current-Charge-Pump Residue Amplification for Ultra-Low-Power Pipelined ADCs., and . IEEE Trans. on Circuits and Systems, 58-II (7): 412-416 (2011)A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS., , , , , and . J. Solid-State Circuits, 48 (12): 3059-3066 (2013)Edge pursuit comparator with application in a 74.1dB SNDR, 20KS/s 15b SAR ADC., , , , , , , , and . ASP-DAC, page 295-296. IEEE, (2018)