Author of the publication

Performance and Power Efficiency Analysis of the Symmetric Cryptograph on Two Stream Processor Architectures.

, , , , , , , and . IIH-MSP, page 917-920. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Constant Approximation Algorithms for Rectangle Stabbing and Related Problems., and . Theory Comput. Syst., 40 (2): 187-204 (2007)Efficient burst scheduling algorithms in optical burst-switched networks using geometric techniques., , , and . IEEE Journal on Selected Areas in Communications, 22 (9): 1796-1811 (2004)A Bayesian Based Method to Generate a Synergetic Land-Cover Map from Existing Land-Cover Products., , , , , , , , and . Remote Sensing, 6 (6): 5589-5613 (2014)A New Equation for Deriving Vegetation Phenophase from Time Series of Leaf Area Index (LAI) Data., , , , , , and . Remote Sensing, 6 (6): 5650-5670 (2014)Virtual clustering: a communication cost reduction strategy for distributed consensus-based estimation in cooperative networks., , , and . WSA, page 1-7. VDE / IEEE, (2018)An Improved Approximation Algorithm for Uncapacitated Facility Location Problem with Penalties., and . COCOON, volume 3595 of Lecture Notes in Computer Science, page 644-653. Springer, (2005)Retrieval of Daily PM2.5 Concentrations Using Nonlinear Methods: A Case Study of the Beijing-Tianjin-Hebei Region, China., , , , , , , and . Remote. Sens., 10 (12): 2006 (2018)The Mapping Framework and Optimizing Strategy for Block Cryptography Algorithms on Cell Broadband Engine., , , , , , , and . PDCAT, page 42-47. IEEE Computer Society, (2009)Robust Stability Analysis for Fuzzy BAM Neural Networks with Time Varying Delays., , and . FSKD (1), page 411-415. IEEE Computer Society, (2008)Scaling the Performance of Tiled Processor Architectures with On-Chip-Network Topology., , , , and . CSO (1), page 77-81. IEEE Computer Society, (2009)