Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Introduction to the January Special Issue on the 2015 IEEE International Solid-State Circuits Conference.

E. Beigné, J. Shin, Y. Oike, C. Kim, and J. Genoe. J. Solid-State Circuits, 51 (1): 3-7 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ji Eun Shin University of Stuttgart

Abhishekkumar Shingala University of Stuttgart

Other publications of authors with the same name

3.6GHz 16-core SPARC SoC processor in 28nm.J. Hart, S. Butler, H. Cho, Y. Ge, G. Gruber, D. Huang, C. Hwang, D. Jian, T. Johnson, G. Konstadinidis and 9 other author(s). ISSCC, page 48-49. IEEE, (2013)The Next Generation 64b SPARC Core in a T4 SoC Processor.J. Shin, R. Golla, H. Li, S. Dash, Y. Choi, A. Smith, H. Sathianathan, M. Joshi, H. Park, M. Elgebaly and 7 other author(s). J. Solid-State Circuits, 48 (1): 82-90 (2013)A 40nm 16-core 128-thread CMT SPARC SoC processor.J. Shin, K. Tam, D. Huang, B. Petrick, H. Pham, C. Hwang, H. Li, A. Smith, T. Johnson, F. Schumacher and 3 other author(s). ISSCC, page 98-99. IEEE, (2010)Bandwidth and power management of glueless 8-socket SPARC T5 system.V. Krishnaswamy, D. Huang, S. Turullols, and J. Shin. ISSCC, page 58-59. IEEE, (2013)Session 4 overview: Processors: High-performance digital subcommittee.A. Inoue, and J. Shin. ISSCC, page 68-69. IEEE, (2015)The next-generation 64b SPARC core in a T4 SoC processor.J. Shin, H. Park, H. Li, A. Smith, Y. Choi, H. Sathianathan, S. Dash, S. Turullols, S. Kim, R. Masleid and 5 other author(s). ISSCC, page 60-62. IEEE, (2012)The UltraSPARC T1 Processor: CMT Reliability.A. Leon, B. Langley, and J. Shin. CICC, page 555-562. IEEE, (2006)A dual-core 64b ultraSPARC microprocessor for dense server applications.T. Takayanagi, J. Shin, B. Petrick, J. Su, and A. Leon. DAC, page 673-677. ACM, (2004)A 40 nm 16-Core 128-Thread SPARC SoC Processor.J. Shin, D. Huang, B. Petrick, C. Hwang, K. Tam, A. Smith, H. Pham, H. Li, T. Johnson, F. Schumacher and 2 other author(s). J. Solid-State Circuits, 46 (1): 131-144 (2011)4.3 Fine-grained adaptive power management of the SPARC M7 processor.V. Krishnaswamy, J. Brooks, G. Konstadinidis, C. McAllister, H. Pham, S. Turullols, J. Shin, Y. YangGong, and H. Zhang. ISSCC, page 1-3. IEEE, (2015)

PUMA

Disambiguation of "Shin, Jinuk Luke"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Introduction to the January Special Issue on the 2015 IEEE International Solid-State Circuits Conference.

Please choose a person to relate this publication to

Ji Eun Shin University of Stuttgart

Abhishekkumar Shingala University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Shin, Jinuk Luke"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Introduction to the January Special Issue on the 2015 IEEE International Solid-State Circuits Conference.

Please choose a person to relate this publication to

Ji Eun Shin University of Stuttgart

Abhishekkumar Shingala University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Introduction to the January Special Issue on the 2015 IEEE International Solid-State Circuits Conference.