PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Paul, Bipul Chandra"

Author of the publication

copydeleteadd this publication to your clipboard
Adaptive supply voltage technique for low swing interconnects.

, , and . ASP-DAC, page 284-287. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

PD Dr. Simon Paulus University of Stuttgart

Prof. Dr. Paul Keller University of Stuttgart

Paul Betz University of Stuttgart

Moritz Paul University of Stuttgart

Kerstin Paul University of Stuttgart

 

Other publications of authors with the same name

Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (4): 743-751 (2007)Dynamic Noise Analysis with Capacitive and Inductive Coupling., , and . VLSI Design, page 65-70. IEEE Computer Society, (2002)Testing CrossTalk Induced Delay Faults in Static CMOS Circuits Through Dynamic Timing Analysis., and . ITC, page 384-390. IEEE Computer Society, (2002)Ultralow power computing with sub-threshold leakage: a comparative study of bulk and SOI technologies., , , and . DATE, page 856-861. European Design and Automation Association, Leuven, Belgium, (2006)Statistical Timing Analysis using Levelized Covariance Propagation., , and . DATE, page 764-769. IEEE Computer Society, (2005)Novel sizing algorithm for yield improvement under process variation in nanometer technology., , and . DAC, page 454-459. ACM, (2004)Device optimization for ultra-low power digital sub-threshold operation., , and . ISLPED, page 96-101. ACM, (2004)Impact of Body Bias on Delay Fault Testing of Nanoscale CMOS Circuits., , and . ITC, page 1269-1275. IEEE Computer Society, (2004)Design Verification and Robust Design Technique for Cross-Talk Faults., , , and . Asian Test Symposium, page 449-. IEEE Computer Society, (2001)Low-power design techniques for scaled technologies., , and . Integration, 39 (2): 64-89 (2006)