PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Selmi, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
Bayesian estimation of physical and geometrical parameters for nanocapacitor array biosensors.

, , , , , , , and . J. Comput. Physics, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luca Pocher University of Stuttgart

Luca Remke University of Stuttgart

Philipp Luca Reiser University of Stuttgart

Luca Di Grazia University of Stuttgart

Dr. Simone Luca Portalupi University of Stuttgart

 

Other publications of authors with the same name

Numerical simulation of the position and orientation effects on the impedance response of nanoelectrode array biosensors to DNA and PNA strands., , , and . Microelectronics Journal, 45 (12): 1695-1700 (2014)Design of UWB LNA in 45nm CMOS technology: Planar bulk vs. FinFET., , , , , , and . ISCAS, page 2701-2704. IEEE, (2008)Bayesian estimation of physical and geometrical parameters for nanocapacitor array biosensors., , , , , , , and . J. Comput. Physics, (2019)Graphene base transistors with optimized emitter and dielectrics., , , and . MIPRO, page 33-38. IEEE, (2014)A CMOS Pixelated Nanocapacitor Biosensor Platform for High-Frequency Impedance Spectroscopy and Imaging., , , , , , and . IEEE Trans. Biomed. Circuits and Systems, 12 (6): 1369-1382 (2018)On the optimization of SiGe and III-V compound hetero-junction Tunnel FET devices., , , , and . ESSDERC, page 49-52. IEEE, (2013)Experimental demonstration of improved analog device performance in GAA-NW-TFETs., , , , , and . ESSDERC, page 178-181. IEEE, (2014)Leakage-Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology., , , and . IEEE Trans. VLSI Syst., 18 (2): 232-245 (2010)Comprehensive Behavioral Modeling of Conventional and Dual-Tuning PLLs., , , , , and . IEEE Trans. on Circuits and Systems, 55-I (6): 1628-1638 (2008)An improved procedure to test CMOS ICs for latch-up., , , and . ITC, page 1028-1034. IEEE Computer Society, (1990)