Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Tada, Munehiro
add a person with the name Tada, Munehiro
 

Other publications of authors with the same name

An Interactive Editing System for Visual Appearances of Fire and Explosions., , , , , and . Eurographics (Short Papers), page 49-52. Eurographics Association, (2015)Sub-μW standby power, <18 μW/DMIPS@25MHz MCU with embedded atom-switch programmable logic and ROM., , , , , , , , , and . VLSIC, page 86-. IEEE, (2015)0.39-V, 18.26-µW/MHz SOTB CMOS Microcontroller with embedded atom switch ROM., , , , , , , , , and 8 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2015)Programmable cell array using rewritable solid-electrolyte switch integrated in 90nm CMOS., , , , , , , , , and 2 other author(s). ISSCC, page 228-229. IEEE, (2011)Low-power programmable-logic cell arrays using nonvolatile complementary atom switch., , , , , , and . ISQED, page 330-334. IEEE, (2014)0.5-V Highly Power-Efficient Programmable Logic using Nonvolatile Configuration Switch in BEOL., , , , , , , and . FPGA, page 236-239. ACM, (2015)Architecture of Reconfigurable-Logic Cell Array with Atom Switch: Cluster Size & Routing Fabrics (Abstract Only)., , , , , , , , , and . FPGA, page 269. ACM, (2015)A highly-dense mixed grained reconfigurable architecture with overlay crossbar interconnect using via-switch., , , , , , , , , and 1 other author(s). FPL, page 1-4. IEEE, (2016)A 2× logic density Programmable Logic array using atom switch fully implemented with logic transistors at 40nm-node and beyond., , , , , , , , , and 2 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars., , , , , , , , , and 6 other author(s). IEEE Trans. VLSI Syst., 26 (12): 2723-2736 (2018)