PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wu, Tai-Hsuan"

Author of the publication

copydeleteadd this publication to your clipboard
GRIP: Global Routing via Integer Programming.

, , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (1): 72-84 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hanchuan Wu University of Stuttgart

Yongxiang Wu University of Stuttgart

Tim Würtele University of Stuttgart

Amelie Wührl University of Stuttgart

PD Dr. phil. Joachim Wündisch University of Stuttgart

 

Other publications of authors with the same name

Power-Driven Global Routing for Multisupply Voltage Domains., , and . VLSI Design, (2013)Power-driven global routing for multi-supply voltage domains., , and . DATE, page 443-448. IEEE, (2011)GRIP: scalable 3D global routing using integer programming., , and . DAC, page 320-325. ACM, (2009)Adjustment-Based Modeling for Timing Analysis Under Variability., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (7): 1085-1095 (2009)GRIP: Global Routing via Integer Programming., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (1): 72-84 (2011)SynECO: Incremental technology mapping with constrained placement and fast detail routing for predictable timing improvement., , and . ICCD, page 551-556. IEEE Computer Society, (2008)Adjustment-based modeling for statistical static timing analysis with high dimension of variability., , , and . ICCAD, page 181-184. IEEE Computer Society, (2008)PaRS: fast and near-optimal grid-based cell sizing for library-based design., and . ICCAD, page 107-111. IEEE Computer Society, (2008)PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (11): 1666-1678 (2009)A parallel and randomized algorithm for large-scale discrete dual-Vt assignment and continuous gate sizing., , and . ISLPED, page 45-50. ACM, (2008)