PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Hu, Jingtong"

Author of the publication

copydeleteadd this publication to your clipboard
Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead.

, , , , , , , , , and . DAC, page 156:1-156:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Huimin Hu University of Stuttgart

Yang Hu University of Stuttgart

Zhiming Hu University of Stuttgart

Nils Huber University of Stuttgart

Felix Huber University of Stuttgart

 

Other publications of authors with the same name

Minimizing Access Cost for Multiple Types of Memory Units in Embedded Systems Through Data Allocation and Scheduling., , , , , and . IEEE Trans. Signal Processing, 60 (6): 3253-3263 (2012)Virtual-machine metadata optimization for I/O traffic reduction in mobile virtualization., , , , , and . NVMSA, page 1-2. IEEE, (2014)Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory., , , , , and . FPL, page 459-462. IEEE, (2008)Dynamic and Leakage Power Minimization with Loop Voltage Scheduling and Assignment., , , , and . EUC (1), page 192-198. IEEE Computer Society, (2008)Optimal data allocation algorithm for loop-centric applications on scratch-PAD memories., , , , and . SiPS, page 383-388. IEEE, (2013)Optimizing Data Allocation and Memory Configuration for Non-Volatile Memory Based Hybrid SPM on Embedded CMPs., , , , and . IPDPS Workshops, page 982-989. IEEE Computer Society, (2012)ENZYME: An Energy-Efficient Transient Computing Paradigm for Ultralow Self-Powered IoT Edge Devices., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 37 (11): 2440-2450 (2018)Heterogeneous FPGA-Based Cost-Optimal Design for Timing-Constrained CNNs., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 37 (11): 2542-2554 (2018)On the Design of Time-Constrained and Buffer-Optimal Self-Timed Pipelines., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (8): 1515-1528 (2019)Real-Time Data Retrieval in Cyber-Physical Systems with Temporal Validity and Data Availability Constraints., , , , , , , and . IEEE Trans. Knowl. Data Eng., 31 (9): 1779-1793 (2019)