Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Parametric Yield Analysis and Optimization in Leakage Dominated Technologies., , , and . IEEE Trans. VLSI Syst., 15 (6): 613-623 (2007)Dynamically Pulsed MTCMOS With Bus Encoding for Reduction of Total Power and Crosstalk Noise., , , , and . IEEE Trans. VLSI Syst., 18 (1): 166-170 (2010)Analog Circuit Design Methodologies to Improve Negative-Bias Temperature Instability Degradation., , and . VLSI Design, page 369-374. IEEE Computer Society, (2010)Study and simulation of CMOS LC oscillator phase noise and jitter., , and . ISCAS (1), page 665-668. IEEE, (2003)A 25MHz all-CMOS reference clock generator for XO-replacement in serial wire interfaces., , , , , , , and . ISCAS, page 2837-2840. IEEE, (2008)Power-aware global signaling strategies., , , , , and . ISCAS (1), page 604-607. IEEE, (2005)Clock tree synthesis with data-path sensitivity matching., , and . ASP-DAC, page 498-503. IEEE, (2008)Reducing parasitic BJT effects in partially depleted SOI digital logic circuits., , and . Microelectronics Journal, 39 (2): 275-285 (2008)Top-down and bottom-up approaches to stable clock synthesis., , and . ICECS, page 575-578. IEEE, (2003)A Top-Down Microsystems Design Methodology and Associated Challenges ., , , , , and . DATE, page 20292-20296. IEEE Computer Society, (2003)