Author of the publication

A co-design approach for fault-tolerant loop execution on Coarse-Grained Reconfigurable Arrays.

, , , , , , and . AHS, page 1-8. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures., , , , and . IEEE Trans. VLSI Syst., 24 (6): 2335-2344 (2016)Hot spare components for performance-cost improvement in multi-core SIMT., and . DFTS, page 53-59. IEEE Computer Society, (2015)Fault-tolerant scheduling of multicore mixed-criticality systems under permanent failures., , and . DFT, page 57-62. IEEE Computer Society, (2016)Trade-offs in execution signature compression for reliable processor systems., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Flexibility and Circuit Overheads in Reconfigurable SIMD/MIMD Systems., , , , , , and . FCCM, page 236. IEEE Computer Society, (2014)Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs., , and . DATE, page 1596-1601. IEEE, (2010)Rethinking Automated Synthesis of MPSoC Architectures., and . IPDPS, page 1-6. IEEE, (2007)Evaluating Overheads of Multibit Soft-Error Protection in the Processor Core., , and . IEEE Micro, 33 (4): 56-65 (2013)Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization., , , , and . DAC, page 126:1-126:6. ACM, (2014)Partitioning and Selection of Data Consistency Mechanisms for Multicore Real-Time Systems., , , , , and . ACM Trans. Embed. Comput. Syst., 18 (4): 35:1-35:28 (2019)