PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Guilley, Sylvain"

Author of the publication

copydeleteadd this publication to your clipboard
Random Active Shield.

, , , , , and . FDTC, page 103-113. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Guilley, Sylvain
add a person with the name Guilley, Sylvain
 

Other publications of authors with the same name

Practical improvements of side-channel attacks on AES: feedback from the 2nd DPA contest., , , , , , , , , and 9 other author(s). J. Cryptographic Engineering, 4 (4): 259-274 (2014)A Reconfigurable Cell for a Multi-Style Asynchronous FPGA., , , , , and . ReCoSoC, page 15-22. Univ. Montpellier II, (2007)Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks., , , , , and . IEEE Trans. Computers, 57 (11): 1482-1497 (2008)Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints., , , , and . DATE, page 640-645. IEEE, (2009)A fast pipelined multi-mode DES architecture operating in IP representation., , and . Integration, 40 (4): 479-489 (2007)Practical Setup Time Violation Attacks on AES., , and . EDCC, page 91-96. IEEE Computer Society, (2008)The Proof by 2M-1: a Low-Cost Method to Check Arithmetic Computations., and . SEC, volume 181 of IFIP, page 589-600. Springer, (2005)FASE: An Open Run-Time Reconfigurable FPGA Architecture for Tamper-Resistant and Secure Embedded Systems., , , and . ReConFig, page 47-55. IEEE Computer Society, (2006)Optimal side-channel attacks for multivariate leakages and multiple models., , , , and . J. Cryptographic Engineering, 7 (4): 331-341 (2017)The Conflicted Usage of RLUTs for Security-Critical Applications on FPGA., , , , , , , and . J. Hardware and Systems Security, 2 (2): 162-178 (2018)