PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Nooshabadi, Saeid"

Author of the publication

copydeleteadd this publication to your clipboard
Optimization of On-Chip Interconnect Signaling for Low Energy and High Performance.

, and . J. Low Power Electronics, 8 (1): 30-38 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Nooshabadi, Saeid
add a person with the name Nooshabadi, Saeid
 

Other publications of authors with the same name

Guest Editor's Introduction.. Journal of Circuits, Systems, and Computers, (2012)A Genetic Algorithm Methodology to Find the Maximum Datapath Coverage for Combinational Logic Circuits., , and . Journal of Circuits, Systems, and Computers, 19 (2): 435-450 (2010)Application of Mixed Integer Linear Programming in the Generation of Vectors with Maximum Datapath Coverage for Combinational Logic Circuits., , , and . Journal of Circuits, Systems, and Computers, 19 (7): 1497-1516 (2010)A Single-Capacitor Bootstrapped Power-Efficient CMOS Driver., , and . IEEE Trans. on Circuits and Systems, 53-II (9): 877-881 (2006)MBMS raptor codes design trade-offs for IPTV., , and . IEEE Trans. Consumer Electronics, 56 (3): 1264-1269 (2010)Analysis and design of coding and interleaving in a MIMO-OFDM communication system., , and . IEEE Trans. Consumer Electronics, 58 (3): 758-766 (2012)Efficient Interfacing of DWT and EBCOT in JPEG2000., , and . IEEE Trans. Circuits Syst. Video Techn., 18 (5): 687-693 (2008)A feasible VLSI engine for soft-input-soft-output for joint source channel codes., , and . ICIP, page 2669-2672. IEEE, (2009)Signal alignment for secure underwater coordinated multipoint transmissions., , and . CNS, page 145-150. IEEE, (2014)Design methodology for configurable analog to digital conversion using support vector machines., , and . Microelectronics Journal, 39 (5): 822-827 (2008)